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Abstract — The cubic polytype (3C-) of Silicon Carbide (SiC) 
is an emerging semiconductor technology for power devices. 
The featured isotropic material properties along with the Wide 
Band Gap (WBG) characteristics make it an excellent choice for 
power Metal Oxide Semiconductor Field Effect Transistors 
(MOSFETs). It can be grown on Silicon (Si) substrates which is 
itself advantageous. However, the allowable annealing 
temperature is limited by the melting temperature of Si. Hence 
devices making use of 3C-SiC on Si substrate technology suffer 
from poor or even almost negligible activation of the p-type 
dopants after ion implantation due to the relatively low 
allowable annealing temperature. In this paper, a novel process 
flow for a vertical 3C-SiC-on-Si MOSFET is presented to 
overcome the difficulties that currently exist in obtaining a p-
body region through implantation. The proposed design has 
been accurately simulated with Technology Computer Aided 
Design (TCAD) process and device software. To ensure reliable 
prediction, a previously validated set of material models have 
been used. Further, a channel mobility physics model was 
developed and validated against experimental data. The output 
characteristics of the proposed device demonstrated promising 
performance, what is potentially the solution needed and a huge 
step towards the realisation of 3C-SiC-on-Si MOSFETs with 
commercially grated characteristics.  
Index Terms — MOSFETs, 3C-SiC-on-Si, TCAD, SRIM, 
Silicon Carbide, Wide Band Gap 
I. INTRODUCTION 
ilicon Carbide (SiC) is a wide band gap (WBG) 
semiconductor material with superior material 
characteristics compared to silicon (Si). Due to that, 
devices based on this material are expected to replace their Si 
counterparts in power electronic applications. These WBG 
properties include at least two times wider energy bandgap, 
an order of magnitude higher critical electric field (Ecr) and 
largely improved thermal conductivity. 
SiC can be polymerized in numerous polytypes, 
nonetheless only one cubic (3C-) phase of SiC exists. The 
isotropic characteristics of 3C-SiC [1][2] in conjunction to its 
remarkable thermal conductivity makes it a prime option for 
WBG power devices. The cubic SiC can be hetero-epitaxially 
grown on Si substrates using CVD [3]. This enables for large 
3C-SiC-on-Si crystals, that match the diameters of 
commercially available Si wafers [4]. In consequence, 
discrete power devices of reduced cost can be obtained. 
Furthermore, the interest in the monolithic integration of SiC 
devices with Si technology makes the 3C-SiC an excellent 
WBG semiconductor for power devices. 
The 3C-SiC is particularly promising for MOSFETs, in 
spite of its smaller bandgap  compared to the two other major 
hexagonal SiC polytypes (4H-, 6H-) [5]. Indeed it has been 
shown that a 3C-SiC MOS-based switch can achieve less 
switching losses compared to a 4H-SiC MOS-based switch 
with the same blocking capabilities [6]. Further, its smaller 
critical electric field value is beneficial for high frequency 
MOSFETs [7]. Notably, due to the narrower bandgap energy 
window of 3C-SiC, the majority of the observed SiO2/SiC 
interface trap are energetically located in the conduction band 
(EC), essentially improving the effective channel mobility 
[8]–[11]. 
Both vertical and lateral 3C-SiC-on-Si power MOSFETs 
have been developed and characterized in the literature [12]–
[17]. However, they are not commercialized yet because of 
the high planar defects density in the 3C-SiC grown layers 
originating from the hetero-interface to Si during growth 
[18]. Currently, this is the main bottleneck for the 3C-SiC-
on-Si material technology that hinder its anticipated device 
performance potential. 
It has been demonstrated that the density of the SiO2/3C-
SiC-on-Si interface states (Dit) heavily depends on the quality 
of the initial epilayer [19]. The volume of the formed planar 
defects can be reduced when 3C-SiC is grown on undulant-
Si substrates [4]. In [5], MOS capacitors fabricated on a 3C-
SiC-on-Si surface after ultra-violet (UV) irradiation/ozone 
cleaning, had their SiO2/SiC interface properties greatly 
improved. It is also reported that a shallow Nitrogen (N) 
implantation at the gate oxide region prior to the thermal 
oxidation reduces the Dit [20]. Therefore, improvements of 
the 3C-SiC heteroepitaxy set the premises on delivering 
significantly more reliable MOS structures. 
Interestingly, one of the 3C-SiC beneficial properties, the 
ability to grow on cheap and large diameter Si substrates also 
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raises another challenge for this technology in terms of p-type 
doping. Boron (B) and Aluminium (Al) are two of the most 
preferable p-type dopants for 3C-SiC. However, the B is 
linked with the formation of deep energy levels in the SiC 
[21]. At the same time, the physical similarities of Al and Si 
in terms of atomic size and masses prevents lattice distortions 
that can act as scattering centres. Thus, Al is the main option 
for planar selective area doping for the formation of p-type 
region in the 3C-SiC material. 
The Si substrate limits the activation temperature of the 
acceptor type implanted dopants in 3C-SiC below its melting 
point. This value of approximately 1412oC [22] is further 
down compared to the required annealing temperatures of Al, 
which can be as high as 1700oC for a nearly perfect activation 
(>95%) [23]. In consequence, p-type regions by ion 
implantation is difficult to achieve. 
The challenging nature of acceptor activation is also 
highlighted in [24], where 3C-SiC samples implanted at 
850°C and annealed at 1200°C demonstrated n-type electrical 
behaviour. P-type behaviour was only observed when the 
sample was annealed at 1400°C. Similarly, measurements in 
[25] demonstrated an activation level for the dopants of less 
than 1%. Such inefficient holes’ generation process demands 
high acceptor dopant concentration for p-type 3C-SiC which 
in turn induces more lattice defects deteriorating the hole 
mobility. This challenge can be a limiting factor for 
conventional 3C-SiC-on-Si MOSFET designs. 
In this paper, a novel process flow is proposed for the 
fabrication of vertical 3C-SiC-on-Si MOSFETs which 
eliminates the need for Al implantation. This includes a 
homo-epitaxially grown p-layer on top of the n-drift layer, 
rather than formatting the p-body with multiple implants. The 
proposed design has been developed with the Technology 
Computer Aided Design (TCAD) Synopsys Process tool and 
its performance simulated with Synopsys Device tool. A 
previously validated set of physics models are used to 
accurately describe the 3C-SiC material which was 
previously published in [26], [27]. Traps at the interface 
between SiO2/3C-SiC have also been included with density 
values that agree with reported fabricated structures in the 
literature for this technology. The results in this work 
highlight that the proposed design is able to deliver 3C-SiC-
on-Si MOSFETs with excellent output characteristics. 
II. NOVEL MOSFET DESIGN AND FABRICATION METHOD 
The viability of the conventional implanted body design 
method, in Fig. 1, is under question for 3C-SiC-on-Si 
MOSFETs because of the reported challenges in the 
activation of p-type dopants in cubic SiC polytype [24], [25]. 
In an effort to address this major material-related issue, an 
alternative MOSFET design and fabrication methodology is 
proposed. Instead of forming the p-body regions by 
implantation, it is proposed to grow a thin 3C-SiC layer of p-
type conductivity on top of the hetero-epitaxially grown n-
drift 3C-SiC layer. This can be achieved by changing the SiC 
epitaxial film growth conditions in the chamber from N to Al 
rich environment. Thereafter, the JFET region can be shaped 
with implants of high N concentration to overcompensate 
desired areas.  Implanted N in 3C-SiC-on-Si is known to 
activate at low annealing temperature, which makes this a 
viable alternative fabrication process. Due to the resulting 
highly doped regions, such device cannot block significant 
voltage and can break prematurely. The proposed design 
includes novel features shown in Fig 1, which allow the 
mitigation from high concentration of electric fields. With the 
application of appropriate masks, a localised Super-Junction 
(S-J) is created in the form of edges extending from the body 
into the JFET region. They assist in largely mitigating the 
charge imbalance and maintain high blocking voltage 
capability. 
 
Fig. 1 The conventional implanted body MOSFET design (top) and the 
novel S-J JFET MOSFET design (bottom). 
A. Epitxially grown P-body region  
The proposed 3C-SiC-on-Si MOSFET with S-J JFET 
region suggests homo-epitaxy of a thin 3C-SiC layer of p-
type conductivity on top of the hetero-epitaxially grown n-
drift 3C-SiC layer. Two variants of the in-situ doped p-body 
region are investigated, one with gradual doping profile and 
another one with stepped profile.  
The stepped doping profile comprises of four doping 
levels, which exist one after another following a step-wise 
pattern, as illustrated with the dashed horizontal lines in Fig. 
2. Beginning from the 3C-SiC surface and expanding up to a 
depth of 0.15μm, a constant doping level of 𝑁𝐴 =
5𝑥1016𝑐𝑚−3 is considered. Following, the second step is a 
constant doping level of 𝑁𝐴 = 1𝑥10
18𝑐𝑚−3 characterizing 
the region from 0.15μm up to 0.45μm. The third doping step 
of 𝑁𝐴 = 1𝑥10
17𝑐𝑚−3 is valid up to a depth of 0.575μm from 
the semiconductor surface and then the fourth doping level of 
𝑁𝐴 = 8𝑥10
15𝑐𝑚−3 completes the stepped doping profile in 
the p-body at the depth value of 0.7μm. 
The gradual doping profile is obtained by altering 
gradually the concentration of acceptors during the epitaxial 
growth process. The gradual doping profile is illustrated with 
filled circular marks in Fig. 2.  







3 -Si  drift
be comparable and similar. Importantly they feature a 
retrograde profile. The p-body doping at the 3C-SiC surface, 
is designed with low concentration, in the range of 1 −
5𝑥1016𝑐𝑚−3, to increase the controllability of the threshold 
voltage value within 3-5V.  The p-body doping concentration 
increases with increasing depth until a peak value is reached 
and then drops to a minimum merit. The peak concentration 
needs to be high enough (~1𝑥1018) to support high voltage 
and avoid punch through.  
B. Implanted JFET region  
The n-type JFET is formed with several N ion 
implantation of adequate levels to overcompensate the 
doping of the p-body. The minimum steps of N implants 
required to form the JFET, along with the corresponding 
implantation energies, were determined with accurate Monte 
Carlo simulations, utilizing the SRIM/TRIM model for 3C-
SiC target material [28]. For each independent implantation 
step simulated on the 3C-SiC target material, the obtained 
Nitrogen fluence Gaussian distribution was interpolated to a 
common penetration depth-axis. The combination of five 
implant steps with energies 110keV, 180keV, 275keV, 
375keV and 475keV was established, resulting in a doping 
profile with the capacity to adequately over-compensate the 
p-body doping for the desired depth. Considering sufficient 
dose values, as listed in Table I, the predicted net profile from 
the implanted N is illustrated in Fig. 2, co-plotted with the in-
situ gradual and stepped doping profiles within the p-body. 
C. Super-Junction JFET region  
 
The precise compensation of the homo-epitaxially grown 
p-body layer is a challenging task. To ensure 
overcompensation and the successful formation of an n-type 
conductivity continuous JFET region, the doses of each N 
implant should generate a concentration higher than the 
underlying concentration of holes. To over-compensate the 
highly doped p-body layers, the obtained JFET is, in turn, 
also highly doped. This has the potential of reducing the on-
resistance (𝑅𝐷𝑆,𝑜𝑛) at the expense of blocking voltage 
degradation. To counterbalance the loss of blocking ability, 
the implantation of N is carried out through masks to form a 
S-J region. The proposed process, in Fig. 3, leads to the 
formation of edge-shaped p-type regions within the JFET, 
resulting in S-J JFET designs. The process steps for the 
proposed S-J JFET design comprise of: (a) In-situ growth of 
the p-body layer on the 3C-SiC-on-Si n-drift, (b1) 
Application of a first mask for ion implantations up to 
275keV, from Table I, to form the first stage of the n-JFET, 
(b2) Application of an additional mask to spatially limit the 
higher energy implants [29], (c) Ion implantation to form the 
n-source pads, (d) etching of the lowly doped surface of the 
p-body to reach the high concentration part of p-body. This 
helps suppressing the parasitic BJT, (e) oxidation for the gate 
oxide formation, (f) deposition of gate metal, (g) oxide 
deposition as an inter-layer dielectric (ILD) to isolate gate 
and source conductors from each other, (h) opening of the 
source contacts, (i) source metallization. 
III. THE IMPLANTED BODY 3C-SIC-ON-SI MOSFET DESIGN  
Although the real activation of acceptor-type implants in 3C-
SiC-on-Si is minimal, a TCAD model of such conventional 
MOSFET can be tuned to have equivalent activation to that 
of in-situ acceptor doping.  The FEA simulation results for 
this theoretical MOSFET design can be used as reference for 
the direct comparison of the proposed MOSFET with S-J 
JFET. They also constitute the theoretical performance limit. 
To create the theoretical 3C-SiC-on-Si MOSFET model 
according to the implanted body design method, the sProcess 
TCAD tool is utilized The moderately doped n-drift layer is 
obtained with hetero-epitaxy on an isotype Si substrate. The 
p-body region is formed by selective ion implantations to 
result in a doping profile similar to the one considered for the 
proposed S-J JFET designs. The net implanted profile for the 
p-body considering all the Al implants, as predicted by 
SRIM/TRIM, is illustrated in Fig. 4. The terms conventional 
and implanted body design method will be used 
interchangeably for the rest of this work. 
The detailed process steps for the proposed implanted 
body MOSFET design comprise of: (a) Ion implantation to 
form the p-body with the doping profile of Fig. 4, (b) Further 
Al implantation at the source contact sides to reduce the 
Table I. Dose values for the N implants to form the n JFET 








3C-SiC/N 110 1.17𝑥105 1.7𝑥1013 
3C-SiC/N 180 9.05𝑥104 1.5𝑥1013 
3C-SiC/N 275 7.86𝑥104 2.3𝑥1013 
3C-SiC/N 375 7.14𝑥104 2.0𝑥1011 
3C-SiC/N 475 6.81𝑥104 9.0𝑥1011 
 
Fig. 2. The in-situ doping profiles of the p-body (both gradual and step-
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profile
possibility of parasitic BJT latch-up, (c) Ion implantation to 
form the n-source pads, (d) oxidation for the gate oxide, (e) 
deposition of gate metal, (f) oxide deposition as an ILD to 
isolate gate and source conductors from each other, (g) 
opening of the source contacts, (h) source metallization. 
Simulating these process steps, the resulted implanted body 
MOSFET is shown in Fig. 1. 
 
IV. EXPERIMENTALLY VALIDATED CHANNEL AND 
ACCUMMULATION LAYER MOBILITY MODEL FOR 3C-SIC 
MOS STRUCTURES 
To analyse the proposed MOSFET, it is important to use 
models which can replicate the physical phenomena taking 
place within the device. The degradation of mobility at the 
3C−SiC/SiO2 interface due to electron-phonon scattering 
effects is of particular importance for MOSFET performance 
analysis. In this section an appropriate model is presented and 
validated against experimental measurements. In the 
inversion layer of a SiC MOSFET, the high transverse 
electric field forces electrons to interact strongly with the 
SiC-insulator interface. In turn, the channel region is 
considered to be among the regions that contribute the most 
to the resulted device on-state resistance. 
According to the Matthiessen’s rule (1), the mobility of 
the carriers within an n-type channel (𝜇𝑐ℎ) results as a 
weighted degradation contribution due to doping level 
(𝜇𝑑𝑜𝑝
3𝐶−𝑆𝑖𝐶), electric field (𝜇𝐸//
3𝐶−𝑆𝑖𝐶) and scattering phenomena. 
Both the 𝜇𝑑𝑜𝑝
3𝐶−𝑆𝑖𝐶  and the 𝜇𝐸//
3𝐶−𝑆𝑖𝐶  have been accurately 
modelled in previous works by the authors of this paper [26], 
[27]. In particular, the 𝜇𝐸//
3𝐶−𝑆𝑖𝐶  degradation component is due 
to the electric field element parallel to the current flow. On 
the contrary, the transverse electric field (𝜇𝐸┴) is the driving 
force for the mobility degradation due to scattering at the 
semiconductor/oxide interface. The latter comprises of 
acoustic phonon scattering (𝜇𝑎𝑐
3𝐶−𝑆𝑖𝐶), surface roughness 
scattering (𝜇𝑆𝑅
3𝐶−𝑆𝑖𝐶) and Coulomb scattering with charged 
traps and fixed charges (𝜇𝑐𝑏
3𝐶−𝑆𝑖𝐶). In Matthiessen’s rule, to 
switch off the inversion layer terms far away from the 
 
Fig. 3. Fabrication process for novel vertical MOSFET featuring S-J 
JFET. 
 
Fig. 4. The total Al implants considered for the implanted body of a 






interface, the damping parameter D = exp(−x/lcrit) is 



































































Table II. Validated parameter values for the channel mobility in 
3C-SiC MOS device concepts. 
Parameter Scattering Type Value 
𝐵 (𝑐𝑚 ∙ 𝑠−1) (2) 5𝑥108 
𝐶(𝑐𝑚5/3𝑉−2/3𝑠−1) (2) 5𝑥102 
𝜆 (2) 0.1 
𝑘1 (2) 5 
𝛿(𝑐𝑚2𝑉−1𝑠−1) (3) 5𝑥1016 
𝜂(𝑉2𝑐𝑚−1𝑠−1) (3) 3𝑥1020 







−3) (4) 1 
𝛽 (4) 92𝑥10−3 
𝐸0(𝑉𝑐𝑚
−1) (5) 1𝑥10−6 
𝑁0(𝑐𝑚
−2) (5) 1𝑥1011 
𝛾 (5) 1 
𝜇1(𝑐𝑚
2𝑉−1𝑠−1) (5) 1 
𝑛𝑡𝑟𝑎𝑛𝑠(𝑐𝑚
−3) (5) 2𝑥1016 
𝜂1 (5) 0.1 
𝜂2 (5) 0.4 





𝑘2 (5) 1.5 
 
The model developed for the degradation of electrons’ 
mobility at the 3C-SiC/SiO2 inversion layer due to scattering 
according to (2)-(5) has been validated utilizing channel 
mobility measurements obtained from a 3C-SiC n-MOS 
structure featuring poly-Si as gate metal, 𝑡𝑜𝑥 = 64𝑛𝑚 of 
SiO2 gate oxide and a characterized 𝐷𝑖𝑡
3𝐶−𝑆𝑖𝐶 =
1.8𝑥1012𝑐𝑚−2, whilst the p-body doping has been assessed 
𝑁𝐴 = 2.5𝑥10
17𝑐𝑚−3 [30]. The geometry of this 3C-SiC n-
MOS structure was accurately replicated with TCAD 
ensuring a fine meshing for the inversion layer. The channel 
was considered within 1nm - 5nm from the interface between 
the 3C-SiC and the SiO2 and is delimited by the parameter 
value lcrit. Considering T=300K, the driving forces (𝛦┴, 𝐸//) 
and the densities of both free electrons (n) and free holes (p) 
at the channel region were extracted from the simulated 
structure and imported in MATLAB allowing a complex 
mathematical correlation of the parameters for (2)-(5) 
resulting in the values presented in Table II. 
Since operation at elevated temperatures is a key feature 
of SiC devices, the developed model was expanded to predict 
the dependency on temperature. This dependency is 
described with the parameters 𝑘1 and 𝑘2, in (2) and (5) 
correspondingly, the values of which were determined 
utilizing channel mobility measurements at T=473K from the 
same n-MOS structure [30]. 
In Fig. 5, the incorporation of the developed model in the 
Matthiessen’s rule (1) is capable of re-producing the 
measured channel mobility values as both a function of the 
applied gate voltage and temperature. 
 
 
Fig. 5 The developed channel mobility model is capable of predicting the 
measurements obtained from the 3C-SiC n-MOS structure [30] for a wide 
range of gate voltage values and for different temperatures. 
V. EVALUATION OF THE PROPOSED S-J JFET 3C-SIC-ON-SI 
MOSFET DESIGN 
Synopsys Sentaurus Device (sDevice) [31] tool has been 
used to simulate the electrical performance of the proposed 
structures (Fig. 3). Key to these simulations is the utilization 
of  a  previously developed and validated material model for 
bulk 3C-SiC material [21], [27]. The sProcess MOS-
structures, both the S-J JFET and the implanted body designs, 
feature a cell pitch of 16μm, whilst the drift layer is modelled 
10μm thick and 5𝑥1015𝑐𝑚−3 n-type doped. A highly doped 
buffer layer is also considered of 1μm thickness between the 
3C-SiC drift and the Si substrate. The latter, is assumed to be 
110μm thick and 1𝑥1019𝑐𝑚−3 N doped. The source n+ 
regions are highly doped to ensure good ohmic contacts. 
Moreover, positive fixed charges are modeled at the 
3C−SiC/SiO2 interface with 𝐷𝑖𝑡
3𝐶−𝑆𝑖𝐶 = 2.5𝑥1011𝑐𝑚−2, in 
accordance with characterized values from the literature [5], 
[17]. 
The geometries of the simulated MOS systems were 
Model
Measurements
aimed to be identical, enabling a direct comparison of their 
electrical performance. Regarding the MOS interface, all the 
considered designs feature the same 𝐷𝑖𝑡
3𝐶−𝑆𝑖𝐶 and a gate oxide 
thickness of 𝑡𝑜𝑥 = 60𝑛𝑚. The doping profiles in the body 
region, for both the in-situ (Fig. 2) and the ion-implanted 
(Fig. 4) cases, are designated to be similar. In consequence, 
the implanted body and the edge S-J JFET simulated devices 
exhibited a threshold voltage value in the range of 𝑉𝑡ℎ =
3.2 − 3.7𝑉. The active area of the devices considered for this 
work is 7.3x10-4 cm2 and it is equivalent to the fabricated 3C-
SiC MOSFET in [14]. 
A. Charge Imbalance 
To evaluate and optimise the suggested 3C-SiC-on-Si 
MOSFET design featuring S-J JFET, a thorough simulation 
study was carried out. The doses of each N implant step, in 
Fig. 2, were varied while keeping the implant energies fixed. 
Each time, the values of all the doses were modified in like 
manner, i.e. as a percentage of the initial dose values 
considered in Table I, to determine a new design variant for 
simulation. This resulted in MOSFET designs with different 
amount of charge within the formed S-J JFET. 
The higher the dose values, the more the stored charge in 
the S-J regions, deteriorating the blocking capability of the 
body diode. Given that the charge at the p-type regions of the 
S-J (𝑄𝑝
𝑆−𝐽
) is constant (placed in-situ) modifying the charge 
of the n-type S-J JFET (𝑄𝑛
𝑆−𝐽
) essentially alters the charge 
balance of the body diode. This charge imbalance is critical 
for the performance of the proposed MOSFETs in the 
forward blocking mode. In consequence, the charge 
imbalance formula in (6) is utilized to investigate the effect 
of the stored charge at the n-JFET on the breakdown voltage. 
 






𝑆−𝐽 ∙ 100% (6) 
 
The stored charge in the p- (𝑄𝑝
𝑆−𝐽
) and n-type (𝑄𝑛
𝑆−𝐽
) S-J 
parts is calculated for each simulated design variant by 
integrating the concentration of the corresponding activated 
dopants up to the desired depth, i.e. the depth of the JFET 
region, and then multiplying the outcome with the width of 
the region of interest. For the edge S-J JFET designs, the 
calculation for the charge in the n-JFET splits in two parts 
that is one for the upper and one for the bottom JFET region. 
The left and right edges are accounted for the p-type charge 
of the S-J. 
The defined trade-off between the calculated charge 
imbalance (6) and the breakdown voltage, after handling the 
dose of each implant as variable, is shown in Fig. 6 for the 
proposed S-J JFET MOSFET. A transition on the x-axis from 
right to left indicates increased dose values for the N implants 
resulting in a more negative charge imbalance value. A fitting 
curve is co-plotted in Fig. 6, to illustrate the predicted 
behaviour, suggesting a safe window from −65% up to 0% 
for the edge S-J design for a targeted 𝑉𝐵𝑅 > 500𝑉. Notably, 
when the charge imbalance curve, in Fig. 6, approaches the 
0% point, the over-compensation of the p-body is less likely 
to be complete. In such undesired cases, p-stripes exist in the 
JFET, which obstruct the free electron flow, resulting in a 
non-MOSFET structure characterized by an excessive 
resistance value.  
 
 
Fig. 6 The blocking voltage as a function of the charge imbalance for the 
simulated devices. The points annotation correspond to the percentage of 
the dose values listed in Table I considered for the particular design 
variant. 
 
B. Specific On-resistance 
The on-resistance is calculated for each simulated MOS-
structure as the slope of the 𝐼𝐷 − 𝑉𝐷 plot. The values of 𝑉𝐷 =
0.5𝑉 and 𝑉𝐺 = 10𝑉 have been selected to ensure the 𝑅𝐷𝑆,𝑜𝑛 
is calculated while all the simulated devices operate in the 
linear region. The specific on-resistance (𝑅𝐷𝑆,𝑜𝑛
𝑠𝑝
), is then 
obtained, by multiplying the calculated on-resistance with the 
active area of the devices. The 𝑅𝐷𝑆,𝑜𝑛
𝑠𝑝
 against the blocking 
voltage plot, in Fig. 7, excludes the points that correspond to 
the design variants with a very high 𝑅𝐷𝑆,𝑜𝑛
𝑠𝑝
 value due to 
insufficient formation of the JFET. Therefore, from both Fig. 
6 and Fig. 7, the acceptable charge imbalance window is 
redefined from −65% up to −45% for the S-J JFET design. 
The simulated electrical performance in Fig. 7, in terms of 
𝑅𝐷𝑆,𝑜𝑛
𝑠𝑝
 and breakdown voltage, is compared with the 3C-SiC 
unipolar limit. This curve specifies the minimum specific on-
resistance of unipolar devices for the corresponding blocking 
voltage capabilities and constitutes a widely acceptable mean 
to discuss on the technological maturity of the power 
semiconductor. The unipolar limit for 3C-SiC is calculated 
with (7), as the trade-off relationship between the specific on-
resistance of a drift layer (forward operation mode) and the 
corresponding breakdown voltage (reverse operation mode) 
[32]. The expressions regarding the 𝑉𝐵𝑅
3𝐶−𝑆𝑖𝐶  and 𝐸𝐶𝑟
3𝐶−𝑆𝑖𝐶  
derived from the Power formula for 3C-SiC [33] as a function 
of the doping concentration, have been deployed in (7). The 
Power formula for 3C-SiC and, hence, the derived 
expressions for the critical field and the breakdown voltage 
assume NPT structures for which all the drift is ideally 
depleted. For completeness, the unipolar limits for Si and 4H-
SiC [34] are also plotted in Fig. 7. 
 
 
Fig. 7 The 𝑅𝐷𝑆,𝑜𝑛
𝑠𝑝
 as a function of blocking voltage for the simulated 
devices. The points annotation correspond to the percentage of the dose 








3  (7) 
 
In Fig. 7, the conventional or implanted-body design 
method for the 3C-SiC-on-Si MOSFET demonstrates a 
breakdown voltage very close to the one suggested by the 3C-
SiC unipolar limit. However, it features a higher 𝑅𝐷𝑆,𝑜𝑛
𝑠𝑝
 value. 
The same stands for the simulated on-state performance of 
the proposed S-J JFET designs. The definition of the unipolar 
limit explains why we should expect a larger 𝑅𝐷𝑆,𝑜𝑛
𝑠𝑝
 with 
MOSFETs. This definition assumes the specific on-
resistance of a drift layer. On the contrary, the total resistance 
of a vertical MOS-based device, arises as the summation of 
the channel resistance (𝑅𝑐ℎ), the JFET resistance (𝑅𝐽𝐹𝐸𝑇), the 
drift layer resistance (𝑅𝑑𝑟𝑖𝑓𝑡), the buffer layer resistance 
(𝑅𝑏𝑢𝑓) and the substrate resistance (𝑅𝑠𝑢𝑏).  
The developed model for the channel mobility shapes the 
𝑅𝑐ℎ contribution by taking into account the degradation of the 
electrons mobility at the 3C−SiC/SiO2 interface. Further, 
both 𝑅𝑏𝑢𝑓 and 𝑅𝑠𝑢𝑏 have a reduced contribution to the device 
resistance as highly doped regions. The JFET effect is mainly 
responsible for the observed deviation of the specific on-
resistance of the simulated MOSFETs from the 3C-SiC 
unipolar limit. The JFET effect induces a modified effective 
width for the current to flow, from the initial cell pitch value 
to a reduced one. This leads to a non-uniform current 
distribution within both the JFET and the drift regions, 
resulting in increased 𝑅𝐽𝐹𝐸𝑇  and 𝑅𝑑𝑟𝑖𝑓𝑡 values, which also 
incorporate the effect from the formed depletion region, 




C. Performance and effectiveness of the S-J JFET region 
From Fig. 6 and Fig. 7, the “golden” design is identified 
to feature 75% of the dose values shown in Table I and with 
stepwise p-body doping profile. To demonstrate the 
effectiveness of the proposed “golden” design, the S-J region 
was removed by omitting the additional mask (process step 
b2 in Fig. 3). The electrical performance of the “non-S-J 
variant” was studied and compared with the “Golden design 
having S-J JFET”. The simulated performance of the golden 
design summarised in Table III, suggests that the proposed S-
J JFET MOSFET based on 3C-SiC-on-Si is capable of 
exhibiting similar forward blocking capabilities compared to 
a conventional method used to design MOSFETs 
 Considering T=300K, the simulated 𝑅𝐷𝑆,𝑜𝑛
𝑠𝑝
 is slightly 
higher for the golden S-J JFET design compared to a 
theoretical implanted body design. This is attributed to the 
small number of N implantations used. With a larger number 
of implantations, the JFET profile can be further fine-tuned, 
leading to a MOSFET design with in-situ doped p-body 
having a resistance closer to the theoretical limit. At elevated 
temperature, the blocking capability of all variants examined 
increase. This is expected as the breakdown voltage in 
unipolar devices is determined by impact ionization induced 
avalanche. Since the impact ionization rates decrease when 
the temperature increases, the blocking voltage increases 
[27]. At T=473K, the golden design achieves blocking 
voltage of 790V. The predicted 𝑅𝐷𝑆,𝑜𝑛
𝑠𝑝
 values follow the 
expected trend too. With increasing temperature, the 𝑅𝐷𝑆,𝑜𝑛
𝑠𝑝
 
increases too. Interestingly, the golden device exhibits 
slightly lower 𝑅𝐷𝑆,𝑜𝑛
𝑠𝑝
 compared to the theoretical design at 
T=473K whereas at T=300K it was the opposite.  
The golden design without S-J JFET can support only 
387V (at T=300K) compared to 688V achieved when a S-J 
JFET is formed. The difference in performance is explained 
by studying the Electric Field distribution at 375V (Fig. 8). 
As shown in Fig. 8a, in the absence of S-J region the peak 
electric field at the corner between the p-body with the JFET 
region and at the bottom of the gate oxide reaches values in 
excess of 2 𝑀𝑉𝑐𝑚−1. The high Electric Field observed 
causes excessive impact ionization which degrades the 
forward blocking capability. In comparison, when a S-J 
region is formed by extending the p-body edge (Fig. 8b), the 
Electric Field is suppressed, leading to reduced impact 
ionization phenomenon and therefore higher breakdown 
voltage. This is true both at room temperature (T=300K) and 
high temperature e.g. at T=470K. 
D. Impact of partial overcompensation 
The overcompensation of in-situ doping with limited 
number of implantation steps can lead to the formation of thin 
p-type stripes of non-compensated regions remaining within 
the JFET. For as long as their thickness is smaller than the 
diffusion length (𝐿𝑛) of electrons, these stripes add to the on-
resistance but do not completely block the electrons flow. In 
example, two edge S-J JFET MOSFET variants are 
considered featuring a thin and a thick p-type stripe 
correspondingly in the JFET. In Fig. 9, the equilibrium state 
of the conduction bands is illustrated after solving the initial 
Poisson equations with the TCAD sDevice tool and the 
boundaries of each stripe are indicated with dashed lines.  
 
 
Fig. 9 Equilibrium state of a thick and a thin p-stripe in the over compensated 
JFET corresponding to design variants with 70% and 90% the dose values 
in Table I and a gradual p-body profile. 
 
In Fig. 10, the MOSFETs are biased with 𝑉𝐺 = 10𝑉 and 
𝑉𝐷 = 20𝑉, which are sufficient values to turn-on the 
particular devices. Under these conditions (𝑉𝐺 > 𝑉𝑡ℎ, 𝑉𝐷 >
0), the top n-p diode of the thin p-stripe becomes forward 
biased and minority electrons diffuse in the p-type region of 
the diode. The 𝐿𝑛 of electrons allows them to reach at the 
boundary of the depletion region of the reversed bias bottom 































S-J JFET variant 
with thick p-stripe
S-J JFET variant 
with thin p-stripe
 
Fig. 8 Electric field plots at T=300K for (a) Golden design without S-J JFET, 
(b) golden design featuring extended p-body edges forming a local S-J  
region.  
Table III. Properties and performance of the simulated golden 3C-














Gate Oxide Thickness 
(nm) 
60 
Fixed Charges (cm-2) 2.5𝑥1011 
p-body doping  






Charge Imbalance (%) -59 - - 
Breakdown 
Voltage (V) 
T=300K 688 387 734 






T=300K 225 240 195 
T=473K 150 147 113 
𝑹𝑫𝑺,𝒐𝒏(𝑚𝑂ℎ𝑚𝑠
∗ 𝑐𝑚2) 
T=300K 8.3 5.9 7.5 
T=473K 16 11.7 16.6 
Threshold 
Voltage (V) 
T=300K 3.6 3.6 3.7 
T=473K 3.4 3.4 3.5 
 
Fig. 10 Forward bias behaviour of a thick and a thin p-stripe in the over 
compensated JFET corresponding to design variants with 70% and 90% 

































































S-J JFET variant 
with thick p-stripe







within the hostile p-type environment, are accelerated to the 
n-type region because of the enhanced electric field at the 
space charge region of the p-n diode. In consequence, in the 
S-J JFET design variant with the thin p-stripe, electrons are 
free to diffuse from left to the right direction. On the other 
hand, the n-p diode of the thick p-stripe, with the initially 
fully deployed built-in potential, still obstructs the free 





E. Sensitivity to geometric variations 
The performance and the characteristics of the MOSFET 
devices following the proposed process flow, could become 
sensitive to the device dimensions. In this sub-section, the 
performance sensitivity is investigated by the means of the S-
J edge length (ledge) and the channel length. 
A first sensitivity analysis was carried out considering the 
S-J ledge as a design variable, whilst the channel length is 
considered constant (Fig. 11). Each simulated structure 
features a ledge which differs by delta (𝑑) with regards to the 
golden design, which is used as the reference design. The 
values of 𝑑 for this first analysis are assumed -50%, -25%, 
+25% and +50%. In addition, the case of 𝑑 = −100% is also 
considered, which corresponds to the golden design without 
the S-J part. The simulated structures for this first sensitivity 
analysis are illustrated in Fig. 11, where the golden design 
corresponds to a 𝑑 value of 0%. 
 
 
Fig. 11 A first performance sensitivity analysis considered varying the S-
J edge length by delta (d) in reference to the golden design.  
 
The results are illustrated in Fig. 12 and in Table IV. For 
a variation of ledge by +25% the 𝑅𝐷𝑆,𝑜𝑛
𝑠𝑝
 increases by ~18% 
at T = 300K and by ~16% at T=473K whereas the breakdown 
voltage increases by ~5% at T = 300K and by ~2% at 
T=473K. For a variation of ledge delta by -25% the impact is 
somewhat less; the 𝑅𝐷𝑆,𝑜𝑛
𝑠𝑝
 drops by ~11% at T = 300K and 
by ~9% at T=473K whereas the breakdown voltage drops by 
~13% at T = 300K and by ~10% at T=473K. It is therefore 
safe to conclude that the impact of ledge variation is small on 
the breakdown voltage (smaller than ~13% for 25% 
variation) whereas the impact on 𝑅𝐷𝑆,𝑜𝑛
𝑠𝑝
 is at least better than 
proportional to the variation exhibited (smaller than ~18% for 
25% variation).   
 
 
Fig. 12 The 𝑅𝐷𝑆,𝑜𝑛
𝑠𝑝
 as a function of blocking voltage for simulated 
structures with the S-J edge length changing by delta (d), with regards to 
the golden design, and for various temperatures. 
 













(𝑚𝑂ℎ𝑚𝑠 ∗ 𝑐𝑚2) 





- 387 530 5.9 11.7 
-50% -216 493 624 7 13.4 




-59 688 790 8.3 16 
+25% -10 723 805 9.8 18.6 
+50% 13 737 817 15.2 25.7 
 
A second sensitivity analysis was carried out considering 
the channel length as variable, whilst the S-J ledge considered 
constant (Fig. 13). The results are shown in Fig. 14 and Table 
V. The impact of channel length on 𝑅𝐷𝑆,𝑜𝑛
𝑠𝑝
 and the breakdown 
voltage is small; for 25% variation the impact on 𝑅𝐷𝑆,𝑜𝑛
𝑠𝑝
 is 
~2% or less and the impact on breakdown voltage is ~4% or 
less. This performance is significantly better than what is 
d = 0% d = -25%
d = -50% d = -100%





expected from a conventional design (no edge extension of 
body). This is because a variation in the channel length with 
ledge kept constant does not change the minimum distance 
between the two p-body regions of the MOSFET. The latter 
is not the case in conventionally designed devices. It is hence 
safe to conclude that the extended body regions help to 
decouple the channel length from the important performance 
parameters of 𝑅𝐷𝑆,𝑜𝑛
𝑠𝑝
 and breakdown voltage.  
 
 
Fig. 13 The 𝑅𝐷𝑆,𝑜𝑛
𝑠𝑝
 as a function of blocking voltage for simulated 
structures with the S-J edge length changing by delta (d), with regards to 
the golden design, and for various temperatures. 
 
 
Fig. 14 The 𝑅𝐷𝑆,𝑜𝑛
𝑠𝑝
 as a function of blocking voltage for simulated 
structures with the channel length changing by delta (d), with regards to 
the golden design, and for various temperatures. 
VI. CONCLUSIONS 
In this paper a novel S-J JFET process for viable vertical 
3C-SiC-on-Si n-MOSFETs is proposed, disrupting current 
material related limitations. Instead of utilizing ion 
implantation to form the p-body region, a thin layer of p-type 
conductivity can be grown by homo-epitaxy. Thereafter, a 
JFET region with localised S-J region can be created via N 
implants which overcompensate the p-type layer in a non-
uniform manner. To assess the proposed MOSFET 
fabrication method and design it was important to develop 
and validate a channel mobility degradation model for 3C-
SiC MOS structures which takes into consideration the 
weighted degradation contribution due to doping level 
(𝜇𝑑𝑜𝑝
3𝐶−𝑆𝑖𝐶), electric field (𝜇𝐸//
3𝐶−𝑆𝑖𝐶), scattering phenomena and 
temperature. By implementing the model in TCAD a 
relatively wide safe charge imbalance window, from −65% 
up to −45%, was identified which can accommodate for 
uncertainties in the final net doping concentration value. 
Further, the proposed design was shown to have relatively 
small sensitivity to variations in channel length and the length 
of the S-J region. The golden design, following the S-J JFET 
process, not only enables the 3C-SiC-on-Si MOSFET 
technology, but also has the potential to offer excellent on-
state, high channel mobility values and forward blocking 
capabilities for a wide range of temperatures (300𝐾 ≤ 𝑇 ≤
473𝐾), similar to the theoretical design method for 
MOSFETs. The proposed process could be applicable on any 
WBG material technology which experiences limited p-type 
implants activation.     
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